JPH0749870Y2 - Ｐｌｌ回路 - Google Patents
Ｐｌｌ回路Info
- Publication number
- JPH0749870Y2 JPH0749870Y2 JP7699589U JP7699589U JPH0749870Y2 JP H0749870 Y2 JPH0749870 Y2 JP H0749870Y2 JP 7699589 U JP7699589 U JP 7699589U JP 7699589 U JP7699589 U JP 7699589U JP H0749870 Y2 JPH0749870 Y2 JP H0749870Y2
- Authority
- JP
- Japan
- Prior art keywords
- output
- clock signal
- voltage
- digital data
- phase comparator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000005540 biological transmission Effects 0.000 claims description 13
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 18
- 230000010355 oscillation Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 4
- 230000001360 synchronised effect Effects 0.000 description 3
- 238000010276 construction Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000001771 impaired effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7699589U JPH0749870Y2 (ja) | 1989-07-01 | 1989-07-01 | Ｐｌｌ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7699589U JPH0749870Y2 (ja) | 1989-07-01 | 1989-07-01 | Ｐｌｌ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0316738U JPH0316738U (en]) | 1991-02-19 |
| JPH0749870Y2 true JPH0749870Y2 (ja) | 1995-11-13 |
Family
ID=31618964
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7699589U Expired - Lifetime JPH0749870Y2 (ja) | 1989-07-01 | 1989-07-01 | Ｐｌｌ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0749870Y2 (en]) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1036530A4 (en) * | 1997-12-01 | 2001-03-07 | Nippon Crescent Co Ltd | METHOD AND DEVICE FOR PROVIDING FOODSTUFFS ON A TURNTABLE |
| JP4988940B1 (ja) * | 2011-03-07 | 2012-08-01 | 三耶子 神田 | フライパンの蓋 |
-
1989
- 1989-07-01 JP JP7699589U patent/JPH0749870Y2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0316738U (en]) | 1991-02-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH03132117A (ja) | 位相周波数比較器 | |
| JP2581074B2 (ja) | デジタルｐｌｌ回路 | |
| US6166606A (en) | Phase and frequency locked clock generator | |
| JPH0749870Y2 (ja) | Ｐｌｌ回路 | |
| KR970002948B1 (ko) | 비트 클럭 재생 장치 | |
| USRE34317E (en) | Variable frequency oscillator | |
| JP2560113B2 (ja) | データ復調回路 | |
| JPH0434768A (ja) | クロツク抽出回路 | |
| JP2925182B2 (ja) | クロック再生装置 | |
| JP2870466B2 (ja) | 位相同期回路 | |
| JPS5938759Y2 (ja) | 位相同期回路 | |
| JPS5912048B2 (ja) | 標本化パルス発生回路 | |
| JPS5855718B2 (ja) | 時間軸補正装置 | |
| KR19990030658A (ko) | 고속 위상 동기 루프 및 그의 로킹 방법 | |
| JPH0193213A (ja) | クロック再生装置 | |
| JPS6326030A (ja) | Ｐｌｌ回路 | |
| JPH07120944B2 (ja) | Ｐｌｌ回路 | |
| JPH0722943A (ja) | Ｐｌｌ装置 | |
| KR970058037A (ko) | 영상신호의 지연특성보정장치 | |
| JPH0733465Y2 (ja) | クロック形成回路 | |
| JPS5986789U (ja) | 時間軸変動補正装置 | |
| JPH05129942A (ja) | Ｐｌｌ回路 | |
| JPH0298215A (ja) | クロック形成回路 | |
| JPH06125271A (ja) | Ｐｌｌ回路 | |
| JPH02262718A (ja) | 電圧制御発振器 |